Use embedded DSP blocks to implement a PID regulator
نویسندگان
چکیده
منابع مشابه
A Dsp Embedded Optical Navigation System
Six degrees of freedom (6DOF) data estimation has a wide range of applications in navigation, proximity operations, manufacturing and robotic control. This paper presents an optimal and computationally efficient 6DOF estimation algorithm using Modified Rodrigues Parameters. The analytical results of the estimation algorithm and also its computational results on a low power floating point DSP, t...
متن کاملFeasibility of Fixed-Point Transversal Adaptive Filters in FPGA Devices with Embedded DSP Blocks
Transversal adaptive filters for digital signal processing have traditionally been implemented into DSP processors due to their ability to perform fast floating-point arithmetic. However, with its growing die size as well as incorporating the embedded DSP block, the FPGA devices have become a serious contender in the signal processing market. Although it is not yet feasible to use floating-poin...
متن کاملA DSP-Enhanced 32-Bit Embedded Microprocessor
EISC (Extendable Instruction Set Computer) is a compressed code architecture developed for embedded applications. In this paper, we propose a DSP-enhanced embedded microprocessor based on the 32-bit EISC architecture. We present how we could exploit the special features, and how we could overcome the deficits, of the EISC architecture to accelerate DSP applications with a relatively low hardwar...
متن کاملLarge multipliers with less DSP blocks
Recent computing-oriented FPGAs feature DSP blocks including small embedded multipliers. A large integer multiplier, for instance for a double-precision floatingpoint multiplier, consumes many of these DSP blocks. This article studies three non-standard implementation techniques of large multipliers: the Karatsuba-Ofman algorithm, non-standard multiplier tiling, and specialized squarers. They a...
متن کاملOn the Power Dissipation of Embedded Memory Blocks Used to Implement Logic in Field-Programmable Gate Arrays
We investigate the power and energy implications of using embedded FPGA memory blocks to implement logic. Previous studies have shown that this technique provides extremely dense implementations of some types of logic circuits, however, these previous studies did not evaluate the impact on power. In this paper, we measure the effects on power and energy as a function of three architectural para...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IFAC-PapersOnLine
سال: 2019
ISSN: 2405-8963
DOI: 10.1016/j.ifacol.2019.12.559